Now that the design of the transmitter has been completed, it's time to turn attention to a receiver. The diagram below shows the blocks which make up a receiver.



This works as follows:

• The incoming signal is first sent through a band-pass filter. The job of this filter is to ensure that only signals on the frequency (or frequencies) of interest are sent to the receiver. This makes the job of the receiver more straightforward and, in particular, needs to ensure that signals on the receiver's 'image' frequency (more of which later) are stopped from entering the next stages.
• Jumping to the end of the receiver, a second filter, the intermediate frequency (IF) filter has the job of filtering out any signals on frequencies adjacent to the one that is to be received. This filter has a much narrower frequency response than the band-pass filter at the receiver's input. For a wide-band FM signal, this would typcally have a bandwidth of 250 kHz, whereas the band-pass filter may cover 10 MHz or more.
• The de-modulator has the job of turning the received signal into some form of output. In the case of an FM receiver, this is audio, but this could equally be a digital output if the transmission was in some digital format.
• Sitting between the band-pass filter and the IF filter is a mixer, which is fed both the incoming received signal and some other frequency, usually generated by either a crystal (for a fixed frequency receiver) or by a PLL. This oscillator generating this signal is known as the local oscillator (LO). The mixer operates on the 'heterodyne' principal (invented in 1901 by Reginald Fessenden which is a story worthy of a future post). This mixer is non-linear and as such will 'mush up' the signals and produce all manner of other signals. If the incoming signals are two frequencies f₁ and f₂, then amongst other things, the mixer will produce 2xf₁, 2xf₂, f₁-f₂ (or vice versa), f₁+f₂ and many other variants. Of most interest to us are f₁+f₂ and f₁-f₂. If we take either of these outputs to be the frequency at the centre of the IF filter (usually 10.7 MHz), and f₁ is the incoming signal, then if we set f₂ at 10.7 MHz above or below the incoming signal frequency, one of the outputs from the mixer will be the IF frequency.

One thing to be aware of in a heterodyne receiver of this type, is that it has two input frequencies which it will receive equally well, if it wasn't for the band-pass filter. Let's take a practical example.

• Assume that the wanted receive frequency is 100 MHz and that the IF frequency is 10.7 MHz, then the LO needs to be at either 89.3 MHz (100-10.7) or 110.7 MHz (100+10.7).
• However, if the LO is at 89.3 MHz, the receiver will perform equally well, not just at 100 MHz but at 10.7 MHz below 89.3, i.e. 78.6 MHz (89.3-10.7). It is the job of the band-pass filter, therefore, to ensure that any signals at 78.6 MHz are rejected and that only the 100 MHz signal passes to the mixer.
• A similar situation occurs if the LO is at 110.7 MHz, as the receiver will then also receive signals at 121.4 MHz (110.7+10.7).

These additional frequencies on which the receive would function equally well are known as image frequencies. Not only, therefore, is it important that the band-pass filter ensures that these unwanted images are removed, but in doing so, the performance of the receiver is improved. Without the band-pass filter, the receiver will work on two frequencies (more actually, given the non-linearity of the mixer) and as such will receive the noise associated with these frequencies. Filtering the input therefore also improves the performance of the receiver by reducing the amount of noise that it sees.

Choosing the correct LO frequency is not trivial and it is important to consider the image frequency. Take a receiver tuned to 71.6 MHz. This would have two possible image frequencies, depending on whether the LO is 10.7 MHz below or above 71.6 MHz. If the LO is below (i.e. 60.9 MHz) then the image frequency would be 50.2 MHz. If the LO is above (i.e. 82.3 MHz) then the image frequency would be 93 MHz. In the first instance the image frequency is right on top of the most active part of the amateur radio 6 metre band, and in the second it is on an FM band frequency. Either of these may lead to interference, and a well designed band-pass filter would be needed to ensure that only the wanted frequency was passed through.

One other important consideration is that receivers are, by their nature, very sensitive devices. Incoming signals as low as 1 microVolt are sufficient to produce an output. This means that very careful attention needs to be paid to the design, to ensure that the minimum of additional noise or unwanted signals are produced. This is especially the case if a PLL is used as the LO. The PLL needs to be clean. As discussed previously, pre-scalers used in PLL's can be very noisy, and care needs to be paid to ensure that none of the output from the pre-scaler is in any way capable of getting into the receiver. In addition, and digital signals (such as the output from the pre-scaler) need to be routed on tracks as short as possible, as, being square waves, they are full of harmonics which could easily fall on a frequency which would interfere with the receiver.

Lots to think about then, and in ensuing installments of this series, the additional building blocks needed for a receiver will be considered.

It's the time of year to remember that the Wireless Waffle list of 100 Halloween Hits is an ideal list of tracks for any spooky party playlist. The list now extends to over 130 songs and includes many chilling classics, as well as some sinister songs you may have never heard of before on topics such as witches, angels, ghosts, nightmares, devils, monsters, freaks, creeps and more.

If you've never noticed that this eerie little trick or treat is hidden away on the web-site, now is the time that you take a look, but be aware, its ghoulish nature may shiver your timbers to their core. So get out your rosary beads, dress up in a torn white blood-curdling bed sheet, smear your face in terrifying tomato ketchup, and hollow out a panicked pumpkin and put a candle in it and go to the local bar and join the others who are similarly attired.

And so here it is, the completed 1 Watt phase locked loop (PLL) FM transmitter. The transmitter part is as exactly as described in part 12, so in this installment of 'How not to design transmitters and receivers' we shall examine the full transmitter including the phase locked loop (PLL).



Here's how it works... Some of the signal from the voltage controlled oscillator (VCO) has been tapped off via a 1 K resistor to reduce the amount that is fed to the pre-scaler. The oscillator provides more than sufficient output to feed both the pre-scaler and the transmitter, so there is no need in this case for any additional buffer between the VCO and the pre-scaler. The pre-scaler (the MB501L) is set to divide by 64 meaning, for example, that with the VCO operating at 100 MHz, the output will be at 1.5625 MHz. A single transistor NPN level buffer has been used between the pre-scalar and the 'divide by N' chip to increase the voltage from the approximately 1.5V peak-to-peak signal at the output of the MB501L to the full supply range needed for the CMOS chip.

Next the reference oscillator. A 4060 IC has been used, with a 6.4 MHz crystal. The division ratio of the 4060 that has been selected is 2¹⁴ (oddly labelled Q13 in the schematic), or 16384, yielding an output from this chip at 390.625 Hz.

In order for the loop to lock, it is therefore necessary to divide the 1.5625 MHz coming from the pre-scaler down to 390.625 Hz. At an operating frequency of 100 MHz, this requires a division ratio of exactly 4000. If we wish the transmitter to operate over the whole of the FM band, for example, then we will require division ratios ranging from 3500 (for 87.5 MHz) to 4320 (for 108 MHz). The binary values for these ratios are shown in the table below.

Digits	212	211	210	29	28	27	26	25	24	23	22	21	20
	4096	2048	1024	512	256	128	64	32	16	8	4	2	1
3500 (87.5)	0	1	1	0	1	1	0	1	0	1	1	0	0
4000 (100.0)	0	1	1	1	1	1	0	1	0	0	0	0	0
4320 (108.0)	1	0	0	0	0	1	1	1	0	0	0	0	0

A couple of things have been highlighted:

• Bits 10 and 11 (1024 and 2048) are either both '1' or both '0'. This holds true across the whole of the frequency range from 87.5 to 108.0 (indeed it holds true from binary 3072 [76.8] MHz to 5119 [127.975 MHz]). These two bits (coloured orange) can therefore be linked together.
• Bits 0 and 1 (1 and 2) are both '0' in both cases. This holds true for any frequency which is a mulitple of 100 kHz. These two bits can therefore be ignored.

The benefits of this are that a 10-way switch can be used to set all 13 bits (i.e. bits 0 to 12) as two are connected together and two are ignored. This can be seen in the circuit diagram where the diodes connected to the counter 'Q10' and 'Q11' outputs are linked together to a single switch. A 4040 IC has been used as the counter. After the MB501L has done all the hard work of dividing down the VHF frequency to one that is just over a MHz, the standard version of this chip is more than sufficient to switch at around 1.5 MHz, and the 74HC (high speed CMOS) version isn't necessary.

A feed from Q11 has been taken from the chip to feed into the phase comparator. The phase comparator used is the good old (literally) 4046. This has two outputs of interest:

• The 'Pulse Phases' (PP) output (pin 1) goes low every time the phase comparator outputs an error voltage, meaning that if the loop is in lock, this pin sits at a positive voltage. Connecting an LED from this pin to ground (through a suitable current limiting resistor) thus acts as a lock detector, the LED growing increasingly bright as the PLL is locked. It can be informative to connect a headphone to this pin (via, say, a 4.7K resistor) as you will get an auditory indication of the two input frequencies and how far apart they are.
• The 'Phase Comparator 2' (PC2) output (pin 13) is used as the output of the phase detector itself. This pin will output a logic 'high' pulse if the divided down phase/frequency of the loop is lower than the reference frequency and a logic 'low' if the phase/frequency is too high. Suitably filtered, this output can be fed to the varicap diodes in the loop to correct the loop frequency.

The output of the PC2 pin goes through a 'lead-lag' type low pass filter. The purpose of this filter is to remove any 390Hz content from the phase detector as this would otherwise be heard modulating the VCO, and to act to slow down the control voltage so that the loop does not respond to low frequency modulation. As designed, the loop filter is set for a frequency of around 1 Hz which should be plenty slow enough. A loop filter this slow would typically be useless in most PLL applications as it means the loop takes several seconds to lock, however as FM transmitters don't change frequency very often (if at all), and given the advantages brought about by ignoring any deep bass modulating the transmitter, in this application it is ideal.

No circuit for producing the necessary regulated 10 Volt (or 5 Volt) supply has been shown: If you can't work out how to produce such a voltage, there's little chance of you being able to build the transmitter correctly.

You have probably noted that this series is entitled 'How not to design transmitters and receivers', and so far all that has been covered are transmitters. So, in ensuing instalments, the building blocks required to build a receiver together with the many pitfalls which can trap you when doing this will be discussed.

The previous parts of the "How not to design transmitters and receivers" series have described all the design decisions and blocks which need to go together to produce a 1 Watt wideband FM transmitter. It is now time to start putting those blocks together into a full-blown design.

First up is the 1 Watt transmitter chain itself, composed of:

• a voltage controlled oscillator (VCO) as described in part 1
• a buffer amplifier which is not totally dissimilar to those described in part 6,
• a matching circuit between the buffer and the power amplifier, as described in part 3,
• a 1 Watt power amplifier, based on a device identified in part 2, and
• a low-pass filter, as described in part 9.

The circuit diagram below shows these elements put together (click on the image for a larger version).



The VCO should be set to oscillate at half the wanted output frequency. The '2f' component of this is then passed to the buffer which is formed of the 2SC3356. The 22pF capacitor between them is not critical. Other transistors which can produce around 100mW of power would be equally suitable in the buffering role, such as the MPSH10. The output of the buffer is fed into the power amplifier and then through a low pass filter. The output transistor (the MRF555) can also be replaced by different devices, however the matching network between the buffer and the output stage may require alteration.

No phase locked loop (PLL) circuitry is yet shown, this will follow in an ensuing post. As illustrated, the design is called a 'free running' oscillator meaning that its output frequency is set only by the control voltage applied to its input, the value of the centre-tapped inductor in the circuit, and the variable capacitor which sits across it. This design is relatively stable and after settling down has an accuracy of better than a few kHz at an output frequency of 100 MHz, as long as the control voltage remains constant and the temperature isn't allowed to drift too much.

In operation, the BF451's should draw around 10 mA each, the 2SC3356 (or equivalent) should draw around 15 mA and the output device in the region of 150mA. If constructing a prototype based on this schematic, ensure that good radio frequency (RF) construction principles are adhered to, in particular:

• The leads of all components should be kept as short as possible, and certainly not be allowed to exceed 1 cm in length. This is because a simple piece of wire will act as an inductor at RF and introduce unwanted reactance to the circuit.
• Ideally, the circuit should be built over a solid ground-plane which acts as the ground connection. A piece of un-etched copper-clad printed circuit board (PCB) material will do the job handsomely.

Note that the 10V supply which feeds both the VCO and the buffer should be regulated using, for example, one of the designs discussed in part 4.